

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

* * * * *

**Compositions Of Matter, Semiconductor Devices,
And Semiconductor Processing Methods**

* * * * *

INVENTOR

Weimin Li
Zhiping Yin

ATTORNEY'S DOCKET NO. MI22-1054

EL979954598

1 Compositions Of Matter, Semiconductor Devices, And
2 Semiconductor Processing Methods

3 TECHNICAL FIELD

4 The invention pertains to compositions of matter comprising silicon
5 bonded to both nitrogen and inorganic material. The invention further
6 pertains to semiconductor devices incorporating the above-described
7 compositions of matter, and to methods of forming semiconductor
8 devices. In particular aspects, the invention pertains to semiconductor
9 devices incorporating copper-containing materials, and to methods of
10 forming such devices.

11
12 BACKGROUND OF THE INVENTION

13 It would be desirable to employ copper-containing materials in
14 semiconductor devices. Copper has conductive properties that are
15 superior to those of many of the conductive materials presently utilized
16 in semiconductor devices. Unfortunately, copper has a drawback
17 associated with it that it cannot generally be placed against oxide-
18 comprising insulative materials (such as, for example, silicon dioxide).
19 If copper-containing materials are placed adjacent oxide-comprising
20 insulative materials, oxygen can diffuse into the copper-containing
21 material and react to reduce conductivity of the material. Also, copper
22 can diffuse into the oxide-containing material to reduce the insulative
23 properties of the oxide-containing material. Additionally, copper can

1 diffuse through oxide insulative material to device regions and cause
2 degradation of device (e.g., transistor) performance. The problems
3 associated with copper are occasionally addressed by providing nitride-
4 containing barrier layers adjacent the copper-containing materials, but
5 such can result in problems associated with parasitic capacitance, as
6 illustrated in Fig. 1. Specifically, Fig. 1 illustrates a fragment of a
7 prior art integrated circuit, and illustrates regions where parasitic
8 capacitance can occur.

9 The structure of Fig. 1 comprises a substrate 10, and transistor
10 gates 12 and 14 overlying substrate 10. Substrate 10 can comprise, for
11 example, monocrystalline silicon lightly doped with a p-type background
12 conductivity-enhancing dopant. To aid in interpretation of the claims
13 that follow, the term "semiconductive substrate" is defined to mean any
14 construction comprising semiconductive material, including, but not
15 limited to, bulk semiconductive materials such as a semiconductive wafer
16 (either alone or in assemblies comprising other materials thereon), and
17 semiconductive material layers (either alone or in assemblies comprising
18 other materials). The term "substrate" refers to any supporting
19 structure, including, but not limited to, the semiconductive substrates
20 described above.

21 Transistor gates 12 and 14 can comprise conventional constructions
22 such as overlying layers of gate oxide, polysilicon and silicide.
23 Insulative spacers 16 are formed adjacent transistor gates 12 and 14,

1 and conductively doped diffusion regions 18, 20 and 22 are formed
2 within substrate 10 and proximate gates 12 and 14. Also, isolation
3 regions 24 (shown as shallow trench isolation regions) are formed within
4 substrate 10 and electrically isolate diffusion regions 18 and 22 from
5 other circuitry (not shown) provided within and over substrate 10.

6 An insulative material 26 extends over substrate 10, and over
7 transistor gates 12 and 14. A conductive plug 28 extends through
8 insulative material 26 to contact conductive diffusion region 20.
9 Conductive plug 28 can comprise, for example, conductively doped
10 polysilicon. Insulative material 26 can comprise, for example, silicon
11 dioxide or borophosphosilicate glass (BPSG). Insulative material 26 and
12 plug 28 together comprise a planarized upper surface 29. Planarized
13 surface 29 can be formed by, for example, chemical-mechanical polishing.

14 A second insulative material 30 is formed over insulative
15 material 26 and on planarized upper surface 29. Second insulative
16 material 30 can comprise, for example, borophosphosilicate glass or
17 silicon dioxide. A conductive material 32 is formed within an opening
18 in insulative material 30 and over conductive plug 28. Conductive
19 material 32 comprises copper. The copper can be, for example, in the
20 form of elemental copper, or in the form of an alloy. Conductive
21 material 32 is separated from conductive plug 28 by an intervening
22 barrier layer 34. Barrier layer 34 typically comprises a conductive
23 material, such as titanium nitride (TiN) or tantalum nitride (TaN), and

1 is provided to prevent out-diffusion of copper from conductive
2 material 32 into either insulative material 26 or the polysilicon of
3 conductive plug 28. Barrier layer 34 can also prevent diffusion of
4 silicon or oxygen from layers 26, 28 and 30 into the copper of
5 conductive material 32. It is desired to prevent diffusion of oxygen to
6 the copper of material 32, as such oxygen could otherwise reduce
7 conductance of material 32. Also, it is desired to prevent copper
8 diffusion from material 32 into insulative layer 26, as such copper could
9 reduce the insulative properties of the material of layer 26.
10 Additionally, diffusion through layer 26 and into one or more of
11 regions 18, 20 and 22 can reduce the performance of transistor devices.

12 A second conductive material 36 is provided over insulative
13 material 26 and spaced from first conductive material 32. Second
14 conductive material 36 can comprise, for example, conductively doped
15 polysilicon or a conductive metal, or a combination of two or more
16 conductive materials (such as copper and TiN). Second conductive
17 material 36 is spaced from first conductive material 32 by an intervening
18 region of insulative material 30 and barrier layer 34.

19 Insulative material 30, barrier layer 34, first conductive material 32
20 and second conductive material 36 share a common planarized upper
21 surface 37. Planarized upper surface 37 can be formed by, for example,
22 chemical-mechanical polishing.
23

1 An insulative barrier layer 38 is provided over planarized upper
2 surface 37. Insulative barrier layer 38 can comprise, for example,
3 silicon nitride.

4 An insulative layer 40 is provided over insulative barrier layer 38.
5 Insulative layer 40 can comprise, for example, silicon dioxide or BPSG.
6 Insulative barrier layer 38 inhibits diffusion of copper from first
7 conductive material 32 into insulative layer 40, and inhibits diffusion of
8 oxygen from insulative layer 40 into first conductive material 32.

9 Another insulative layer 42 is provided over insulative layer 40,
10 and a third conductive material 44 is provided within insulative
11 material 42 and over first conductive material 32. Insulative material 42
12 can comprise, for example, BPSG or silicon dioxide, and third
13 conductive material 44 can comprise, for example, conductively doped
14 polysilicon or a metal, or a combination of two or more conductive
15 materials (such as copper and TiN).

16 Conductive materials 32, 36 and 44 can be conductive
17 interconnects between electrical devices, or portions of electrical devices.
18 The function of materials 32, 36 and 44 within a semiconductor circuit
19 is not germane to this discussion. Instead, it is the orientation of
20 conductive materials 32, 36 and 44 relative to one another that is of
21 interest to the present discussion. Specifically, each of materials 32, 36
22 and 44 is separated from the other materials by intervening insulative
23 (or dielectric) materials. Accordingly, parasitic capacitance can occur

1 between the conductive materials 32, 36 and 44. A method of reducing
2 the parasitic capacitance is to utilize insulative materials that have
3 relatively low dielectric constants ("k"). For instance, as silicon dioxide
4 has a lower dielectric constant than silicon nitride, it is generally
5 preferable to utilize silicon dioxide between adjacent conductive
6 components, rather than silicon nitride. However, as discussed
7 previously, copper-containing materials are preferably not provided
8 against silicon dioxide due to diffusion problems that can occur.
9 Accordingly, when copper is utilized as a conductive material in a
10 structure, it must generally be spaced from silicon dioxide-comprising
11 insulative materials to prevent diffusion of oxygen into the copper
12 structure, as well as to prevent diffusion of copper into the oxygen-
13 comprising insulative material. Accordingly, the copper materials are
14 generally surrounded by nitride-comprising materials (such as the shown
15 barrier layers 34 and 38) to prevent diffusion from the copper materials,
16 or into the copper materials. Unfortunately, this creates the
17 disadvantage of having relatively high dielectric constant nitride materials
18 (for example, the material of layer 38) separating conductive materials.
19 Accordingly, the requirement of nitride-comprising barrier layers can
20 take away some of the fundamental advantage of utilizing copper-
21 comprising materials in integrated circuit constructions.

SUMMARY OF THE INVENTION

In one aspect, the invention encompasses a semiconductor processing method wherein a conductive copper-containing material is formed over a semiconductive substrate and a second material is formed proximate the conductive material. A barrier layer is formed between the conductive material and the second material. The barrier layer comprises a compound having silicon chemically bonded to both nitrogen and an organic material.

In another aspect, the invention encompasses a composition of matter comprising silicon chemically bonded to both nitrogen and an organic material.

In yet another aspect, the invention encompasses a semiconductor processing method. A semiconductive substrate is provided and a layer is formed over the semiconductive substrate. The layer comprises a compound having silicon chemically bonded to both nitrogen and an organic material.

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

Fig. 1 is a diagrammatic, cross-sectional, fragmentary view of a prior art integrated circuit construction.

1 Fig. 2 is a diagrammatic, cross-sectional, fragmentary view of an
2 integrated circuit construction encompassed by the present invention.

3 Fig. 3 is a diagrammatic, cross-sectional, fragmentary view of
4 another embodiment integrated circuit construction encompassed by the
5 present invention.
6

7 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

8 This disclosure of the invention is submitted in furtherance of the
9 constitutional purposes of the U.S. Patent Laws "to promote the
10 progress of science and useful arts" (Article 1, Section 8).

11 In accordance with one aspect of the present invention, a novel
12 composition of matter has been developed which comprises silicon
13 chemically bonded to both nitrogen and an organic material, and
14 wherein the nitrogen is not bonded to carbon. More specifically, the
15 silicon is chemically bonded to both nitrogen and carbon. The carbon
16 can be, for example, in the form of a hydrocarbon. In a preferred
17 aspect, the carbon is comprised by a methyl group and the composition
18 of matter consists essentially of $(\text{CH}_3)_x\text{Si}_3\text{N}_{(4-x)}$, wherein x is greater
19 than 0 and no greater than about 4.

20 A composition of the present invention can be formed by, for
21 example, reacting inorganic silane with one or more of ammonia (NH_3),
22 hydrazine (N_2H_4), or a combination of nitrogen (N_2) and hydrogen (H_2).
23 The reaction can occur with or without a plasma. However, if the

1 reaction comprises an organic silane in combination with dinitrogen and
2 dihydrogen, the reaction preferably occurs in the presence of plasma.

3 An exemplary reaction is to combine methylsilane (CH_3SiH_3) with
4 ammonia (NH_3) in the presence of a plasma to form $(\text{CH}_3)_x\text{Si}_3\text{N}_{4-x}$. The
5 exemplary reaction can occur, for example, under the following
6 conditions. A substrate is placed within a reaction chamber of a
7 reactor, and a surface of the substrate is maintained at a temperature
8 of from about 0°C to about 600°C . Ammonia and methylsilane are
9 flowed into the reaction chamber, and a pressure within the chamber is
10 maintained at from about 300 mTorr to about 30 Torr, with a plasma at
11 radio frequency (RF) power of from about 50 watts to about 500 watts.
12 A product comprising $(\text{CH}_3)_x\text{Si}_3\text{N}_{(4-x)}$ is then formed and deposited on the
13 substrate. The reactor can comprise, for example, a cold wall plasma
14 reactor.

15 It is found that the product deposited from the described reaction
16 consists essentially of Si_3N_y and $(\text{CH}_3)_x\text{Si}_3\text{N}_{(4-x)}$, (wherein y is
17 generally about $4/3$, and x is also generally about $4/3$). The
18 $(\text{CH}_3)_x\text{Si}_3\text{N}_{(4-x)}$ is present in the product to a concentration of from
19 greater than 0% to about 50% (mole percent), and is preferably from
20 about 10% to about 20%. The amount of $(\text{CH}_3)_x\text{Si}_3\text{N}_{(4-x)}$ present in the
21 product can be adjusted by providing a feed gas of SiH_4 in the reactor
22 in addition to the CH_3SiH_3 , and by varying a ratio of the SiH_4 to the
23 CH_3SiH_3 , and/or by adjusting RF power.

1 The compositions of matter encompassed by the present invention
2 are found to be insulative, and to have lower dielectric constants than
3 silicon nitride. Accordingly, compositions of the present invention can
4 be substituted for silicon nitride in barrier layers to reduce parasitic
5 capacitance between adjacent conductive components. Fig. 2 illustrates
6 a fragment of an integrated circuit incorporating a composition of the
7 present invention. In referring to Fig. 2, similar numbering to that
8 utilized above in describing the prior art structure of Fig. 1 will be
9 used, with differences indicated by different numerals.

10 The structure of Fig. 2 differs from the prior art structure of
11 Fig. 1 in that Fig. 2 illustrates a barrier layer 100 in place of the
12 silicon nitride barrier layer 38 of Fig. 1. Layer 100 can comprise, for
13 example, an above-described novel composition of the present invention,
14 such as, for example, $(\text{CH}_3)_x\text{Si}_3\text{N}_{(4-x)}$. Alternatively, layer 100 can
15 comprise a composition which includes carbon, silicon and nitrogen, and
16 wherein the nitrogen is bonded to carbon. Layer 100 is proximate
17 conductive material 32 (actually against conductive material 32) and
18 separates second conductive material 44 from first conductive
19 material 32. In the construction shown in Fig. 2, barrier layer 100
20 separates conductive material 32 from an insulative material 40 to
21 impede migration of oxide from insulative material 40 into copper of a
22 preferred conductive material 32, as well as to impede migration of
23 copper from preferred material 32 into insulative material 40.

1 Fig. 3 illustrates an alternate embodiment semiconductor
2 construction of the present invention (with numbering identical to that
3 utilized in Fig. 2), wherein insulative material 40 (Fig. 2) is eliminated.
4 Barrier layer 100 is thus the only material between first conductive
5 material 32 and second conductive material 44, and is against both
6 conductive material 32 and conductive material 44.

7 In exemplary embodiments of the present invention, barrier
8 layer 100 comprises $(\text{CH}_3)_x\text{Si}_3\text{N}_{(4-x)}$ (wherein "x" is from about 1 to
9 about 4, and preferably wherein "x" is about 0.7). Such barrier
10 layer 100 can be formed by the methods discussed above, and can, for
11 example, consist essentially of Si_3N_y and $(\text{CH}_3)_x\text{Si}_3\text{N}_{(4-x)}$. Also, an amount
12 of $(\text{CH}_3)_x\text{Si}_3\text{N}_{(4-x)}$ within barrier layer 100 can be adjusted by the above-
13 discussed methods of adjusting a ratio of SiH_4 and CH_3SiH_3 during
14 formation of the layer. An exemplary concentration of $(\text{CH}_3)_x\text{Si}_3\text{N}_{(4-x)}$
15 within barrier layer 100 is from greater than 0% to about 20% (mole
16 percent).

17 In compliance with the statute, the invention has been described
18 in language more or less specific as to structural and methodical
19 features. It is to be understood, however, that the invention is not
20 limited to the specific features shown and described, since the means
21 herein disclosed comprise preferred forms of putting the invention into
22 effect. The invention is, therefore, claimed in any of its forms or
23

1 modifications within the proper scope of the appended claims
2 appropriately interpreted in accordance with the doctrine of equivalents.
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23